

EC.EE

10EC/TE71 USN Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017 **Computer Communication Network** Max. Marks:100 Time: 3 hrs. Note: Answer FIVE full questions, selecting at least TWO questions from each part. PART - A With layer diagram, explain the responsibility of each layer in OSI model. (09 Marks) 1 a. Explain the operation of ADSL using discrete multitone modulation with a neat diagram. b. (06 Marks) List different types of addressing in TCP. Explain any one type of addressing with a suitable С. (05 Marks) example. Distinguish character stuffing and bit stuffing, with an example. (04 Marks) 2 a. (06 Marks) Explain different HDLC frames. b. What are sliding window protocols? Design Go-Back-N ARQ protocol for noisy channel. С. (10 Marks) Explain non persistant, l-persistent and p-persistent with flow diagram. (06 Marks) 3 a. (04 Marks) Explain Token passing as a controlled access technique. b. With a suitable example, explain data communication on a CDMA/CD network. Also list C. (10 Marks) the properties of chip Sequences. (06 Marks) Explain addressing mechanism used in IEEE 802.11. 4 a. Explain the standard Ethernet physical layer implementation of, (i) 10 base 2 (ii) 10 base 5 b. (08 Marks) (iii) Twisted pair Ethernet (iv) Fibre Ethernet. Explain the IEEE 802.3 MAC frame format of standard Ethernet. (06 Marks) C. PART - BExplain spanning tree algorithm with graphical representation. (06 Marks) 5 a Explain the characteristics of VLAN used to group stations and explain them briefly. b. (06 Marks) Explain the following interconnecting devices: C. (iv) Gateway (08 Marks) (i) Repeater (ii) Bridges (iii) Router (06 Marks) Compare between IPV4 and IPV6 extension headers. 6 a. Describe three strategies devised by IETF to help transition from IPV4 to IPV6. (06 Marks) b. An ISP is granted a block of address strating with 190.100.0.0/16 the ISP needs to distribute C. these addresses to three group of customers as follows: i) The first group has 64 customers, each need 256 addresses. ii) The second group has 128 customers, each need 128 addresses. iii) The third group has 128 customers, each need 64 addresses. Design sub blocks and find out how many addresses are still available after these (08 Marks)

allocations.

10EC/TE71

- 7 a. Write short notes on :
 - i) Forwarding process.
 - ii) Address aggregation.
 - iii) Dynamic routing table.
 - b. What are the basis for classification of four types of links defined by OSPF? (05 Marks)
- 8 a. With a neat diagram, explain briefly connection establishment, date transfer, connection termination and half close connection in TCP. (12 Marks)
 - b. With regards to DNS in internet,
 - i) Explain briefly recursive and iterative resolution.
 - ii) Query and response messages.

(08 Marks)

USN

-

10EC/TE72

Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017 Optical Fiber Communications

.

Time: 3 hrs.

Max. Marks:100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

$\underline{PART - A}$

1	а. b. c.	What are the advantages and disadvantage of optical fiber communication? Derive necessary mathematical condition that the angle of incidence " θ " must satist optical skew ray to propagate in a step index fiber. Calculate the number of modes of an optical fiber having diameter of 50 µm, n	(07 Marks) sfy for the (08 Marks) $n_1 = 1.48$,
		$n_2 = 1.46$ and wavelength ' λ ' of 820 nm.	(05 Marks)
2	а. b. c.	Explain the different types of absorption losses in optical fiber. Derive an expression for pulse spreading due to material dispersion which is a five wavelength and time delay. Explain the different types of bending losses in optical fiber.	(06 Marks) unction of (08 Marks) (06 Marks)
3	a. b. c.	Draw the cross section of GaALAS double hetero structure LED energy band dia refractive index variation. Explain their importance. Derive an expression for lasing condition and hence for optical gain in LASERS. With proper sketch briefly explain the structure of RPAD photodiode.	agram and (07 Marks) (08 Marks) (05 Marks)
4	a. b.· c.	Show that optical power coupled into a step index fiber due to an LED with lamba distribution is given by $P = P_s (NA)^2$ for $r_s \le a$, with usual notations. What are different types of mechanical misalignments? Explain briefly the various fiber splicing techniques.	rtian (07 Marks) (05 Marks) (08 Marks)
_		<u>PART – B</u>	
5	а. b. c.	With neat diagram, explain the operation of transimpedance preamplifier equivale Derive an expression for receiver sensitivity and also explain quantum limit. Discuss how the eye diagram is powerful measurement tool for assessing the dat capability in digital transmission system.	ent circuit. (06 Marks) (08 Marks) a handling (06 Marks)
6	a. b. c.	Explain with block diagram, the elements of analog link. List the signal impa- analog systems. Explain sub-carrier multiplexing techniques in optical fiber communication. Briefly explain the rise time/budget analysis with its basic elements contribute risetime.	irments in (06 Marks) (04 Marks) to system (10 Marks)
7	а. b. c.	With a neat sketch, explain WDM scheme. Derive an expression for difference in length in MZI multiplexers. Write a note on optical add drop multiplexers.	(05 Marks) (09 Marks) (06 Marks)
8	a. b.	Explain in detail the amplification mechanism with energy level diagram in an ED With suitable diagram describe SONET/SDH optical network function.	FA. (10 Marks) (10 Marks)

-

10EC73

Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017 Power Electronics

Time: 3 hrs.

1

2

Max. Marks:100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

$\underline{PART} - \underline{A}$

- a. Explain five types of power electronic converter circuits briefly. Also indicate two applications of each type. (10 Marks)
- b. What are the peripheral effects of power electronics equipments? (06 Marks)
- c. Give symbol, and characteristic features of the following devices: i) GTO; ii) TRIAC.

(04 Marks)

- a. What is the necessity of base drive control in a power transistor? Explain proportional base control. (08 Marks)
 - b. The bipolar transistor of Fig.Q.2(b) is specified to have β in the range 8 to 40. The load resistance is $R_C = 11\Omega$. The dc supply voltage is $V_{CC} = 200V$ and the input voltage to the base circuit is $V_B = 10V$, $V_{CE(sat)} = 1V$ and $V_{BE(sat)} = 1.5V$. Find:
 - i) The value of R_B that results in saturation with an overdrive factor of 5.
 - ii) The forced β_f .
 - iii) The power loss P_T in the transistor.



c. Give the comparison between MOSFET and IGBT.

(08 Marks)

(04 Marks)

- 3 a. Draw the two transistor model of a thyristor and derive an expression for the anode current interms of the common base current gain α_1 and α_2 of the transistors. (10 Marks)
 - b. An UJT is used to trigger the thyristor whose minimum gate trigging voltage is 6.2V. The UJT ratings are: $\eta = 0.66$, $I_P = 0.5mA$, $I_V = 3mA$, $R_{B1} + R_{B2} = 5k\Omega$, leakage current = 3.2mA, $V_P = 14V$ and $V_V = 1V$. Oscillator frequency is 2kHz and capacitor $C = 0.04\mu$ F. Design the complete circuit. (10 Marks)
- 4 a. With a neat circuit diagram and waveforms, explain the working of a single phase full converter feeding highly inductive load. Derive the expression for the average output voltage and rms output voltage. (10 Marks)
 - b. With a neat circuit diagram and waveforms, explain the principle of operation of dual converter with circulating current. (04 Marks)
 - c. What are the advantages and drawbacks of circulating current mode of operation of a dual converter? (06 Marks)

1 of 2



PART – B

- 5 a. Explain the working of step down choppers with waveforms and derive the equation for output voltage. (06 Marks)
 - b. Explain the working of boost regulator and derive the expression for average output voltage. (06 Marks)
 - c. A buck regulator has an input voltage of 12V. The required average output voltage is 5V at $R = 5\Omega$ and peak-to-peak output ripple voltage is 20mV. The switching frequency is 25kHz. If the peak-to-peak ripple current of inductor is limited to 0.8A, determine: i) duty cycle; ii) filter inductance L; iii) Filter capacitance; iv) Critical values of L and C. (08 Marks)
- 6 a. What do you mean by commutation? With necessary circuit and waveforms, explain self commutation scheme. (10 Marks)
 - b. With a neat circuit diagram and waveforms, explain the auxiliary commutation (impulse commutation). (10 Marks)
- 7 a. Explain the working of ON/OFF controllers and derive an expression for output rms voltage. (06 Marks)
 - b. An ACVC is provided with a load of 10Ω, supplied with an AC voltage of 120V, 50Hz with 25 cycles ON and 75 cycles OFF. Calculate the power dissipated in the resistance, rms current in each of the SCR's and average current in each of the SCR's. (06 Marks)
 - c. A single phase full wave AC controller has a load resistance of $R = 10\Omega$ and input voltage of 120V, 60Hz. The delay angle for both the thyristors is $\pi/2$. Determine rms value of output voltage, input power factor and average thyristor current. (08 Marks)
- 8 a. Explain single phase half bridge inverter with R-load with necessary circuit diagram and waveforms. Derive the equation for rms output voltage. (08 Marks)
 - b. Explain the performance parameters of inverters. (08 Marks)
 - c. Give the comparison between voltage source inverter and current source inverter. (04 Marks)

USN					
-----	--	--	--	--	--

Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017

Embedded System Design

Time: 3 hrs.

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

Max. Marks:100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

PART – A

1	a.	Explain a microprocessor based embedded system with diagram.	(08 Marks)
	b.	With necessary block diagram, explain the embedded system life cycle.	(08 Marks)
	C.	Explain the important steps in developing a embedded system.	(04 Marks)
2	a.	Analyze how errors propogate under : (i) Addition process (ii) Multiplication p	rocess.
	h	With the help of diagram avalain	(08 Marks)
	0.	(i) Index mode data transfer operation	
		(ii) Program counter relative operation.	(08 Marks)
	C.	With timing diagram, explain (i) Writing to a register (ii) Reading from a registe	r.
			(04 Marks)
3	a.	With diagram, explain direct mapping implementation and associative mapp	ing cache
	l.	implementation.	(08 Marks)
	D.	operation	(08 Marks)
	С	Explain the concept of dynamic memory allocation.	(04 Marks)
	0.		(01111110)
4	a.	Develop hardware and software specification for designing a counter and give da	ata control
	1	flow diagram.	(08 Marks)
	b.	with diagram explain (i) water fall life cycle model (ii) Spiral life cycle model.	(08 Marks)
	с.	Compare functional model and architectural model.	(04 Marks)
_		Explain how means in proposed at	
2	a.	(i) System level (ii) Process level	(08 Marks)
	b.	Explain operating system architecture with diagram.	(08 Marks)
	с.	Explain multithreaded OS.	(04 Marks)
6	a.	Organize general purpose registers as,	(00 M
	h	(1) Four different contexts (11) Overlapping contexts.	(08 Marks)
	о. С	With diagram, explain real time stack and application stack.	(04 Marks)
			(
7	a.	Analyze the basic flow of control construct in, (i) Constant time statements (ii)	Sequence
	1	of statements (iii) For loops (iv) While loops.	(08 Marks)
	b.	What is a co-routine? Explain	(08 Marks)
	C.	what is a co-routine: Explain.	(04 mains)
8	a.	Explain a typical memory map with diagram and explain the design of memory	map with
		reference to memory loading.	(08 Marks)
	b.	Explain caches and their performance.	(08 Marks)
	C.	Write explanatory note on hardware accelerators.	(04 Marks)

* * * * *

10EC751

Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017 DSP Algorithms and Architecture

Time: 3 hrs.

USN

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART – A

1	a.	An analog signal is sampled at the rate of 8KHz. If 512 samples of this signal are u compute DFT $x(k)$, determine analog and digital frequency spacing between adjacent	used to nt x(k)
	b. c.	elements. Also, determine analog and digital frequencies corresponding to $k = 64$. (06 With a neat block diagram, explain scheme of a DSP system. Let $x[n] = [3, 2, -2, 0, 7]$. It is interpolated using an interpolation filter $b_k = [0.5, 1, 0.5]$ interpolation factor 2. Determine the interpolated sequence. (06)	Marks) Marks) 5] with Marks)
2	a. b. c.	With a neat block diagram, explain arithmetic logic unit (ALU) of a DSP system.(06Explain the operation of barrel shifter, with an example.(05Explain : i) circular addressing modeii) parallelismiii) Guard bits.(09	Marks) Marks) Marks)
3	a.	Explain functional architecture of TMS320C54XX processor, with a block diagram.	
	b.	Explain the addressing modes of TMS320C54XX processor. Give examples. (10)	Marks) Marks)
4	a. b. c.	Explain the following assembler directives of TMS320C54XX processors. i) ·mmregs ii) ·global iii) ·include'xx' iv) ·data v) ·end vi) ·bss (06) Describe Host port interface and explain its signals. (06) Write an assembly language program of TMS320C54XX processors to compute the set three product terms given by the equation, $y(n) = h_0 x(n) + h_1 x(n-1) + h_2 x(n-2)$ with notations. Find y(n) for signed 16 bit data samples and 16 bit constants. (08)	Marks) Marks) sum of 1 usual Marks)
5	a.	Determine the value of each of the following 16-bit numbers represented using the Q-notations: i) 4400h as a Q0 number ii) 4400h as a Q7 number iii) \cdot 3125 as number iv) $-\cdot$ 3125 as a Q15 number. (06)	given a Q15 Marks)
	b. с.	Write an assembly language program for TMS320C54XX processors to multiply tw numbers to produce Q15 number result. (06) What is an interpolation filter? Explain the implementation of digital interpolation usin	o Q15 Marks) 1g FIR
6	3	filter and polyphase subfilter. (08) Write a TMS320C54XX program that illustrates the implementation of a	Marks)
U	b.	algorithm. (12) Briefly explain scaling and derive the expression for optimum scaling factor for DI Butterfly algorithm. (18)	1 FF1 Marks) T FFT Marks)
7	a.	With a neat schematic diagram, design a data memory system with address range 0008 000FFFH for a C5416 processor. Use 2K×8 SRAM memory chips. (08)	300h – Marks)
	b.	Explain how the interrupts are handled in TMS320C54XX processor, with the help of chart.	a flow
	c.	Explain briefly memory space organization in TMS320C54XX memory. (04)	Marks)
8	a.	Explain PCM3002 CODEC, with the help of a neat block diagram. (06 l	Marks)
	b.	Explain DSP-based biotelemetry receiver system, with the help of a block schediagram.	ematic Marks)
	c.	With the help of a block diagram, explain the image compression and reconstruction JPEG encoder and decoder.	using Marks)
		* * * *	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

USN

10EC762

营

Seventh Semester B.E. Degree Examination, Dec.2016/Jan.2017 Real Time System

Time: 3 hrs.

Max. Marks:100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

PART – A

1	a. b. c.	Explain the different types of programs in system design. Explain in detail, the generalized computer control system showing hardware ar interface	(04 Marks) (06 Marks) 1d software
			(10 Marks)
2	a.	List out the activities and objectives carried out by computer in computapplication.	ter control (06 Marks)
	b. c.	What is DDC? Explain in brief the different possible techniques used for it. Write a note on hierarchical system.	(10 Marks) (04 Marks)
3	a.	What is necessity of using specialized processors in RTS? Explain the different parallel computer architectures.	nt forms of (10 Marks)
	b. c.	Explain the basic interrupt input mechanism with diagram and flow chart. Explain multilevel interrupts.	(06 Marks) (04 Marks)
4	a. b.	List and explain in brief, the major requirement for a real time language. Explain with block diagram, the table driven approach to devise special software.	(12 Marks) application (08 Marks)
5	a. b.	$\frac{PART - B}{Explain with neat diagram, the typical structure of a RTOS.$ List the basic functions of the task management. Explain the task states with the h state diagram.	(06 Marks) nelp of task (08 Marks)
	C.	Explain the three levels of priority structure.	(06 Marks)
6	a. b. c.	Describe in brief mutual exclusion. Explain the general structure of input output sub system (IOSS). Explain the issues of synchronization and communication in inter task communication	(04 Marks) (06 Marks) ation. (10 Marks)
7	a.	With respect to real time design, describe the single program approach with flow of	chart.
	Ъ. с.	Explain with diagram, how data will be shared with common memory. With diagram, describe basic software module.	(08 Marks) (06 Marks) (06 Marks)
8	a. b.	Explain in detail Hartley and Pirbhai method.Explain with respect to Ward and Mellor method, the following:i) Dry-oven context diagram.	(10 Marks)
		11) First level transformation diagram for dry-oven.	(10 Marks)

* * * * *